ELECTRA

Multi-channel RF-Sampling Transceivers up to 64-GSPS and 36-GHz

Full Datasheet, Evaluation Boards, Pricing: sales@jariettech.com

Features

  • Electra-M: Dual ADC & DAC

  • Electra-Q: Quad ADC & DAC

  • Up to 64GSPS

  • 30Gbps JESD204C

  • BGA package

  • Digitize up to 36 GHz

  • IBW up to 6.4 GHz

  • DUC/DDCs by 8-1024

  • Coarse/Fine NCOs

  • Synchronization

  • 64pt FFT engine

  • High spectral purity

  • API FW with CPU

  • Power 9-11W 2T2R FD

Applications

  • EW (Electronic Warfare)

  • RADAR

  • Satellite payload

  • Satellite ground station

  • 5G/6G communications

  • Wireless backhaul

  • Test equipment

  • Quantum computing

  • Optical Communications

Description

The Electra ASIC is an ultra-high-performance, multi-channel ADC/DAC transceiver based on Jariet Technologies’ leading RF data converter technology. The transceiver enables the end user to eliminate substantial portions of the RF and microwave system by directly digitizing waveforms from 40 to 64 GSPS per channel with analog frequencies as high as 36 GHz and instantaneous bandwidths up to 6.4 GHz.  Both two (-M) and four (-Q) channel options are offered. 

Electra includes high performance 10-bit 64-GSPS ADCs and DACs.  These converters offer best-in-class noise spectral density and spurious performance that meets the needs of the most demanding wideband high frequency transmit and receive applications.  For example, the ADC delivers -155dBFS/Hz NSD and 60dBc IMD3 at 10GHz.  Each pair of ADC/DAC is clocked by their own low jitter synthesizer, providing uncorrelated clock noise between the RF channels.

In the digital domain, Electra includes multi-band digital up/down converters, performance correction, FFT, CPU, capture/playback RAM and multi-lane 30Gbps JESD204C.

To ease system integration, Electra integrates many BIST (built-in self test) modes, including on-chip loopback and temperature sensing.  Synchronization features enable multi-antenna array platforms to be in proper phase alignment. 

Electra is offered in a range of sample rates and frequencies to accommodate different use cases with optimal pricing and power.

Block Diagram(s)